Now you can Instantly Chat with Narayana!
About Me
General Manager with over 25 years of experience in Embedded System Products, EDA (co-verificationtools), IP Design/Verification, Embedded software and System Design (Telecom) I am in a sabbatical break from 2019 Feb, focussing on learing new prog...
1. VLSI- Frontend - Hardware Modeling in VHDL & Verilog. Domain - Telecom (SDH, ATM)
2. EDA - HW-SW Co-verification Tool - Instruction Simulator, Bus Functional Models in C, C++
3. Linux based Embedded Systems
Show MoreSkills
Portfolio Projects
Contribute
1. Product Architecture 2. Product Certification (EMV L1, EMV L2, RD Certifications) 3. Interface to Customer, Production and Sales Groups 4. Software Development Kit for System Integrators.
Description
1. Heading a Team of Embedded HW and SW Teams (totally 60 engineers). My role was in Product Architecture, Product Development and Maintenance. This product is used by both inhouse and external system integrators. Interfaced with inhouse and external groups. Involved in Product Certification. Individually developed a Java ME wrapper for the product - porting JDK, JNIwrapper and sample Java diagnostic application.
Show More Show LessContribute
I joined as a Founding Member of seamless India and executed the initial project successfully. Subsequently for more than a decade, I managed the team which grew up to the size of 22.
Contribute
Worked for AMD at Milpitas for six months.My contribution was in cell characterization (functional and timing) for one of their Ethernet chip.
Contribute
I worked in both development and verification of ATM Framers and ATM Switch IP.
Description
Verification of ATM Switch IP cores. I developed a behavioral representation of ATM Switch IP at a
higher abstraction. This was used as a golden model for testing the RTL. I implemented various
testbench elements like Pseudo Random ATM Cell generators, Scoreboards etc.
Development of Built in Self Test for ATM E3/DS3 Framers. The piece of RTL went as part of IP and
later for a customer chip.
Development of E3 Framer for ATM Core Cell. This was part of an E3/DS3 framer chip.
Contribute
Development of Fiber optic Telecommunication System.My contribution was in development of Manchester encoder and decoder using Altera EPLD and clock extraction circuitry Board level testing of SONET